• September 12, 2018

Apply Now

Very good basics in Verilog, system Verilog, UVM

– Should be able to understand design specification and come up with verification architecture and test cases

– Should be able to develop test benches from scratch using SV and UVM

– Good to have knowledge in AMBA and PCI protocols

– Good communication skills and a team player

Apply Online

Fields with (*) are compulsory.